

Method And Apparatus For Soft Error Mitigation In Computers

View U.S. Patent No. 9,235,461 in PDF format.

WARF: P140151US01

Inventors: Nam Sung Kim, Mikko Lipasti, David Palframan

The Invention

Hardening of an integrated circuit such as a GPU processor to soft errors caused by particle strikes is applied selectively to the set of devices according to the magnitude of error resulting from this soft error for the particular device. This approach differs from approaches that protect all devices, all devices likely to produce an output error, or all devices that are vulnerable.

Tech Fields

- Information Technology: Computing methods, software & machine learning
- Information Technology: Hardware

For current licensing status, please contact Jeanine Burmania at jeanine@warf.org or 608-960-9846