

Method Of Estimating Program Speed-Up In Highly Parallel Architectures Using Static Analysis

View U.S. Patent No. 10,754,744 in PDF format.

WARF: P160178US01

Inventors: Karthikeyan Sankaralingam, Newsha Ardalani, Urmish Thakker

The Invention

The amount of speed-up that can be obtained by optimizing the program to run on a different architecture is determined by static measurements of the program. Multiple such static measurements are processed by a machine learning system after being discretized to alter their accuracy vs precision. Static analysis requires less analysis overhead and permits analysis of program portions to optimize allocation of porting resources on a large program.

Additional Information

For More Information About the Inventors

• Karthikeyan Sankaralingam

Tech Fields

• Information Technology: Computing methods, software & machine learning

For current licensing status, please contact Jeanine Burmania at jeanine@warf.org or 608-960-9846