

Fault Tolerant Charge Parity Qubit

View U.S. Patent No. 10,789,123 in PDF format.

WARF: P180262US02

Inventors: Lev Ioffe, Lara Faoro, Robert McDermott

The Invention

A quantum computer architecture employs logical qubits that are constructed from a concatenation of doubly periodic Josephson junction circuits. The series concatenation of the doubly periodic Josephson junction circuits provides exponential robustness against local noise. It is possible to perform discrete Clifford group rotations and entangling operations on the logical qubits without leaving the protected state.

Additional Information

For More Information About the Inventors

- Lev loffe
- Robert McDermott

Tech Fields

Semiconductors & Integrated Circuits : Design & fabrication

For current licensing status, please contact Emily Bauer at emily@warf.org or 608-960-9842

We use cookies on this site to enhance your experience and improve our marketing efforts. By continuing to browse without changing your browser settings to block or delete cookies, you agree to the storing of cookies and related technologies on your device. See our privacy policy

