Technologies
PDF


WARF: P130137US01

Maximizing Multicore Processor Performance


INVENTORS -

Nam Sung Kim

The Wisconsin Alumni Research Foundation (WARF) is seeking commercial partners interested in developing a method to improve the performance of power-constrained processors by scaling cores and resources.
OVERVIEWComputer processors typically include a number of central processing unit (CPU) cores for executing instructions. Each core is capable of reading and executing a sequence of instruction code, or ‘thread.’

Within each thread, a core also may work in parallel to maximize performance. This is known as instruction level parallelism (ILP). Generally, the more resources (like caches and register files) available to a core, the better it executes applications with high ILP. Additionally, the more cores available to a processor, the better it performs thread level parallelism (TLP), which occurs when multiple cores are executing multiple threads at once.

However, fully operating all cores and all resources can exceed power budgets, leading to failure or damage. In such power-constrained environments, voltage/frequency can be reduced at times to conserve power. Unfortunately, this type of scaling is difficult.
THE INVENTIONA UW–Madison researcher has developed a solution for improving performance while still meeting a maximum power budget for multicore processors operating in a power-constrained environment.

The method provides for joint scaling of both the number of cores in operation as well as the amount of resources per core. Selecting the number of cores and the amount of resources is done by examining the degree of ILP and TLP available for a given application. As such, performance counters (and other characteristics) implemented by a processor are used to determine optimal core/resource configurations.

Performance counters may measure, for example, how many instructions are executed per cycle, length of execution time and cache hit rate. These performance measurements indicate how much ILP and TLP a given application exhibits at a time.
APPLICATIONS
  • Implementation in multicore processors
  • Data centers running intensive applications
KEY BENEFITS
  • Manages power consumption and performance
  • Determines optimal core and resource configuration
  • Works within a power constraint
  • Works independently of voltage/frequency scaling
  • Indicates how efficiently cores and resources are being utilized
STAGE OF DEVELOPMENTThe ability to choose the best resource/core configuration has been shown to improve processor performance by 20 percent on average.
Contact Information
For current licensing status, please contact Jeanine Burmania at jeanine@warf.org or 608-960-9846.
The WARF Advantage

Since its founding in 1925 as the patenting and licensing organization for the University of Wisconsin-Madison, WARF has been working with business and industry to transform university research into products that benefit society. WARF intellectual property managers and licensing staff members are leaders in the field of university-based technology transfer. They are familiar with the intricacies of patenting, have worked with researchers in relevant disciplines, understand industries and markets, and have negotiated innovative licensing strategies to meet the individual needs of business clients.