Wisconsin Alumni Research Foundation

Information Technology
Information Technology
Computer Architecture For High Speed, Graph-Traversal
WARF: P180181US01

Inventors: Jing Li, Jialiang Zhang

The Invention
A computer architecture for graph-traversal provides a processor for bottom-up sequencing through the graph data according to vertex degree. This ordered sequencing reduces redundant edge checks. In one embodiment, vertex adjacency data describing the graph may be allocated among different memory structures in the memory hierarchy to provide faster access to vertex data associated with vertices of higher degree reducing data access time. The adjacency data also may be coded to provide higher compression in memory of vertex data having high vertex degree.
For current licensing status, please contact Jeanine Burmania at [javascript protected email address] or 608-960-9846